Cases

End-to-end implementations of real EDA scenarios — code, configs, and gotchas.

Planned cases

• Verilog generation and lint repair
• LLM-driven simulation waveform analysis
• Synthesis script automation and regression
• Smart timing-constraint tuning

Coming soon

Content lands progressively. File a GitHub issue for specific requests.